HS170FAVT Guide
User manual for HS170FAVT
Table of contents
Document Outline
- 1 Pin Configurations
- 2 Disclaimer
- 3 Overview
- 3.1 Block Diagram
- 3.2 Pin Descriptions
- 3.2.1 EVDD
- 3.2.2 DEVDD
- 3.2.3 AVDD
- 3.2.4 DVDD
- 3.2.5 DVSS
- 3.2.6 AVSS
- 3.2.7 Port B (PB7...PB0)
- 3.2.8 Port D (PD7...PD0)
- 3.2.9 Port E (PE7...PE0)
- 3.2.10 Port F (PF7...PF0)
- 3.2.11 Port G (PG5 PG0)
- 3.2.12 AVSS_RFP
- 3.2.13 AVSS_RFN
- 3.2.14 RFP
- 3.2.15 RFN
- 3.2.16 RSTN
- 3.2.17 RSTON
- 3.2.18 XTAL1
- 3.2.19 XTAL2
- 3.2.20 AREF
- 3.2.21 TST
- 3.2.22 CLKI
- 3.3 Compatibility to ATmega1281/2561
- 4 Resources
- 5 About Code Examples
- 6 Data Retention
- 7 AVR CPU Core
- 8 AVR Memories
- 9 Low-Power 2.4 GHz Transceiver
- 9.1 Features
- 9.2 General Circuit Description
- 9.3 Transceiver to Microcontroller Interface
- 9.4 Operating Modes
- 9.4.1 Basic Operating Mode
- 9.4.2 Extended Operating Mode
- 9.4.2.1 State Control
- 9.4.2.2 Configuration
- 9.4.2.3 RX_AACK_ON - Receive with Automatic ACK
- 9.4.2.3.1 Description of RX_AACK Configuration Bits
- 9.4.2.3.2 Configuration of IEEE Scenarios
- 9.4.2.3.3 Configuration of non IEEE 802.15.4 Compliant Scenarios
- 9.4.2.4 Frame Filtering
- 9.4.2.5 TX_ARET_ON - Transmit with Automatic Retry and CSMA-CA Retry
- 9.4.2.6 Interrupt Handling
- 9.4.2.7 Register Summary
- 9.5 Functional Description
- 9.5.1 Introduction - IEEE 802.15.4-2006 Frame Format
- 9.5.1.1 PHY Protocol Layer Data Unit (PPDU)
- 9.5.1.2 MAC Protocol Layer Data Unit (MPDU)
- 9.5.1.2.1 MAC Header (MHR) Fields
- 9.5.1.2.2 Frame Control Field (FCF)
- 9.5.1.2.3 Frame Compatibility between IEEE 802.15.4-2003 and IEEE 802.15.4-2006
- 9.5.1.2.4 Sequence Number
- 9.5.1.2.5 Addressing Fields
- 9.5.1.2.6 Auxiliary Security Header Field
- 9.5.1.2.7 MAC Service Data Unit (MSDU)
- 9.5.1.2.8 MAC Footer (MFR) Fields
- 9.5.2 Frame Check Sequence (FCS)
- 9.5.3 Received Signal Strength Indicator (RSSI)
- 9.5.4 Energy Detection (ED)
- 9.5.5 Clear Channel Assessment (CCA)
- 9.5.6 Link Quality Indication (LQI)
- 9.5.1 Introduction - IEEE 802.15.4-2006 Frame Format
- 9.6 Module Description
- 9.7 Radio Transceiver Usage
- 9.8 Radio Transceiver Extended Feature Set
- 9.9 Continuous Transmission Test Mode
- 9.10 Abbreviations
- 9.11 Reference Documents
- 9.12 Register Description
- 9.12.1 AES_CTRL - AES Control Register
- 9.12.2 AES_STATUS - AES Status Register
- 9.12.3 AES_STATE - AES Plain and Cipher Text Buffer Register
- 9.12.4 AES_KEY - AES Encryption and Decryption Key Buffer Register
- 9.12.5 TRX_STATUS - Transceiver Status Register
- 9.12.6 TRX_STATE - Transceiver State Control Register
- 9.12.7 TRX_CTRL_0 - Reserved
- 9.12.8 TRX_CTRL_1 - Transceiver Control Register 1
- 9.12.9 PHY_TX_PWR - Transceiver Transmit Power Control Register
- 9.12.10 PHY_RSSI - Receiver Signal Strength Indicator Register
- 9.12.11 PHY_ED_LEVEL - Transceiver Energy Detection Level Register
- 9.12.12 PHY_CC_CCA - Transceiver Clear Channel Assessment (CCA) Control Register
- 9.12.13 CCA_THRES - Transceiver CCA Threshold Setting Register
- 9.12.14 RX_CTRL - Transceiver Receive Control Register
- 9.12.15 SFD_VALUE - Start of Frame Delimiter Value Register
- 9.12.16 TRX_CTRL_2 - Transceiver Control Register 2
- 9.12.17 ANT_DIV - Antenna Diversity Control Register
- 9.12.18 IRQ_MASK - Transceiver Interrupt Enable Register
- 9.12.19 IRQ_STATUS - Transceiver Interrupt Status Register
- 9.12.20 VREG_CTRL - Voltage Regulator Control and Status Register
- 9.12.21 BATMON - Battery Monitor Control and Status Register
- 9.12.22 XOSC_CTRL - Crystal Oscillator Control Register
- 9.12.23 RX_SYN - Transceiver Receiver Sensitivity Control Register
- 9.12.24 XAH_CTRL_1 - Transceiver Acknowledgment Frame Control Register 1
- 9.12.25 FTN_CTRL - Transceiver Filter Tuning Control Register
- 9.12.26 PLL_CF - Transceiver Center Frequency Calibration Control Register
- 9.12.27 PLL_DCU - Transceiver Delay Cell Calibration Control Register
- 9.12.28 PART_NUM - Device Identification Register (Part Number)
- 9.12.29 VERSION_NUM - Device Identification Register (Version Number)
- 9.12.30 MAN_ID_0 - Device Identification Register (Manufacture ID Low Byte)
- 9.12.31 MAN_ID_1 - Device Identification Register (Manufacture ID High Byte)
- 9.12.32 SHORT_ADDR_0 - Transceiver MAC Short Address Register (Low Byte)
- 9.12.33 SHORT_ADDR_1 - Transceiver MAC Short Address Register (High Byte)
- 9.12.34 PAN_ID_0 - Transceiver Personal Area Network ID Register (Low Byte)
- 9.12.35 PAN_ID_1 - Transceiver Personal Area Network ID Register (High Byte)
- 9.12.36 IEEE_ADDR_0 - Transceiver MAC IEEE Address Register 0
- 9.12.37 IEEE_ADDR_1 - Transceiver MAC IEEE Address Register 1
- 9.12.38 IEEE_ADDR_2 - Transceiver MAC IEEE Address Register 2
- 9.12.39 IEEE_ADDR_3 - Transceiver MAC IEEE Address Register 3
- 9.12.40 IEEE_ADDR_4 - Transceiver MAC IEEE Address Register 4
- 9.12.41 IEEE_ADDR_5 - Transceiver MAC IEEE Address Register 5
- 9.12.42 IEEE_ADDR_6 - Transceiver MAC IEEE Address Register 6
- 9.12.43 IEEE_ADDR_7 - Transceiver MAC IEEE Address Register 7
- 9.12.44 XAH_CTRL_0 - Transceiver Extended Operating Mode Control Register
- 9.12.45 CSMA_SEED_0 - Transceiver CSMA-CA Random Number Generator Seed Register
- 9.12.46 CSMA_SEED_1 - Transceiver Acknowledgment Frame Control Register 2
- 9.12.47 CSMA_BE - Transceiver CSMA-CA Back-off Exponent Control Register
- 9.12.48 TST_CTRL_DIGI - Transceiver Digital Test Control Register
- 9.12.49 TST_RX_LENGTH - Transceiver Received Frame Length Register
- 9.12.50 TRXFBST - Start of frame buffer
- 9.12.51 TRXFBEND - End of frame buffer
- 10 MAC Symbol Counter
- 10.1 Main Features
- 10.2 Clock source selection and Sleep/Active mode operation
- 10.3 32 bit Register Access (Atomic Read/Write)
- 10.4 Symbol Counter (32 bit, SCCNT)
- 10.5 Symbol Counter SFD Timestamp Register (32 bit, SCTSR, Read Only)
- 10.6 Symbol Counter Beacon Timestamp Register (32 bit, SCBTSR)
- 10.7 Compare Unit (3x 32 bit, SCOCR1, SCOCR2, SCOCR3)
- 10.8 Interrupt Control Registers
- 10.9 Backoff Slot Counter
- 10.10 Symbol Counter Usage
- 10.11 Register Description
- 10.11.1 SCCNTHH - Symbol Counter Register HH-Byte
- 10.11.2 SCCNTHL - Symbol Counter Register HL-Byte
- 10.11.3 SCCNTLH - Symbol Counter Register LH-Byte
- 10.11.4 SCCNTLL - Symbol Counter Register LL-Byte
- 10.11.5 SCTSRHH - Symbol Counter Frame Timestamp Register HH-Byte
- 10.11.6 SCTSRHL - Symbol Counter Frame Timestamp Register HL-Byte
- 10.11.7 SCTSRLH - Symbol Counter Frame Timestamp Register LH-Byte
- 10.11.8 SCTSRLL - Symbol Counter Frame Timestamp Register LL-Byte
- 10.11.9 SCBTSRHH - Symbol Counter Beacon Timestamp Register HH-Byte
- 10.11.10 SCBTSRHL - Symbol Counter Beacon Timestamp Register HL-Byte
- 10.11.11 SCBTSRLH - Symbol Counter Beacon Timestamp Register LH-Byte
- 10.11.12 SCBTSRLL - Symbol Counter Beacon Timestamp Register LL-Byte
- 10.11.13 SCOCR1HH - Symbol Counter Output Compare Register 1 HH-Byte
- 10.11.14 SCOCR1HL - Symbol Counter Output Compare Register 1 HL-Byte
- 10.11.15 SCOCR1LH - Symbol Counter Output Compare Register 1 LH-Byte
- 10.11.16 SCOCR1LL - Symbol Counter Output Compare Register 1 LL-Byte
- 10.11.17 SCOCR2HH - Symbol Counter Output Compare Register 2 HH-Byte
- 10.11.18 SCOCR2HL - Symbol Counter Output Compare Register 2 HL-Byte
- 10.11.19 SCOCR2LH - Symbol Counter Output Compare Register 2 LH-Byte
- 10.11.20 SCOCR2LL - Symbol Counter Output Compare Register 2 LL-Byte
- 10.11.21 SCOCR3HH - Symbol Counter Output Compare Register 3 HH-Byte
- 10.11.22 SCOCR3HL - Symbol Counter Output Compare Register 3 HL-Byte
- 10.11.23 SCOCR3LH - Symbol Counter Output Compare Register 3 LH-Byte
- 10.11.24 SCOCR3LL - Symbol Counter Output Compare Register 3 LL-Byte
- 10.11.25 SCCR0 - Symbol Counter Control Register 0
- 10.11.26 SCCR1 - Symbol Counter Control Register 1
- 10.11.27 SCSR - Symbol Counter Status Register
- 10.11.28 SCIRQS - Symbol Counter Interrupt Status Register
- 10.11.29 SCIRQM - Symbol Counter Interrupt Mask Register
- 11 System Clock and Clock Options
- 11.1 Overview
- 11.2 Clock Systems and their Distribution
- 11.3 Clock Sources
- 11.4 Calibrated Internal RC Oscillator
- 11.5 128 kHz Internal Oscillator
- 11.6 External Clock
- 11.7 Transceiver Crystal Oscillator
- 11.8 Clock Output Buffer
- 11.9 Timer/Counter Oscillator
- 11.10 System Clock Prescaler
- 11.11 Register Description
- 12 Power Management and Sleep Modes
- 12.1 Deep-Sleep Mode
- 12.2 AVR Microcontroller Sleep Modes
- 12.3 Power Reduction Register
- 12.4 Minimizing Power Consumption
- 12.5 Supply Voltage and Leakage Control
- 12.6 Register Description
- 12.6.1 SMCR - Sleep Mode Control Register
- 12.6.2 PRR0 - Power Reduction Register0
- 12.6.3 PRR1 - Power Reduction Register 1
- 12.6.4 PRR2 - Power Reduction Register 2
- 12.6.5 TRXPR - Transceiver Pin Register
- 12.6.6 DRTRAM0 - Data Retention Configuration Register of SRAM 0
- 12.6.7 DRTRAM1 - Data Retention Configuration Register of SRAM 1
- 12.6.8 DRTRAM2 - Data Retention Configuration Register of SRAM 2
- 12.6.9 DRTRAM3 - Data Retention Configuration Register of SRAM 3
- 12.6.10 LLCR - Low Leakage Voltage Regulator Control Register
- 12.6.11 LLDRH - Low Leakage Voltage Regulator Data Register (High-Byte)
- 12.6.12 LLDRL - Low Leakage Voltage Regulator Data Register (Low-Byte)
- 12.6.13 DPDS0 - Port Driver Strength Register 0
- 12.6.14 DPDS1 - Port Driver Strength Register 1
- 13 System Control and Reset
- 14 I/O-Ports
- 14.1 Introduction
- 14.2 Ports as General Digital I/O
- 14.3 Alternate Port Functions
- 14.4 Register Description
- 14.4.1 MCUCR - MCU Control Register
- 14.4.2 DPDS0 - Port Driver Strength Register 0
- 14.4.3 DPDS1 - Port Driver Strength Register 1
- 14.4.4 PORTB - Port B Data Register
- 14.4.5 DDRB - Port B Data Direction Register
- 14.4.6 PINB - Port B Input Pins Address
- 14.4.7 PORTD - Port D Data Register
- 14.4.8 DDRD - Port D Data Direction Register
- 14.4.9 PIND - Port D Input Pins Address
- 14.4.10 PORTE - Port E Data Register
- 14.4.11 DDRE - Port E Data Direction Register
- 14.4.12 PINE - Port E Input Pins Address
- 14.4.13 PORTF - Port F Data Register
- 14.4.14 DDRF - Port F Data Direction Register
- 14.4.15 PINF - Port F Input Pins Address
- 14.4.16 PORTG - Port G Data Register
- 14.4.17 DDRG - Port G Data Direction Register
- 14.4.18 PING - Port G Input Pins Address
- 15 Interrupts
- 16 External Interrupts
- 16.1 Pin Change Interrupt Timing
- 16.2 Register Description
- 16.2.1 EICRA - External Interrupt Control Register A
- 16.2.2 EICRB - External Interrupt Control Register B
- 16.2.3 EIMSK - External Interrupt Mask Register
- 16.2.4 EIFR - External Interrupt Flag Register
- 16.2.5 PCICR - Pin Change Interrupt Control Register
- 16.2.6 PCIFR - Pin Change Interrupt Flag Register
- 16.2.7 PCMSK2 - Pin Change Mask Register 2
- 16.2.8 PCMSK1 - Pin Change Mask Register 1
- 16.2.9 PCMSK0 - Pin Change Mask Register 0
- 17 8-bit Timer/Counter0 with PWM
New Manuals
- ZyXEL Communications ZyXEL G-162 Video Gaming Accessories User Manual
- ZyXEL Communications EW103U/A Video Gaming Accessories User Manual
- Western Telematic RSM-8 Video Gaming Accessories User Manual
- Western Telematic RSM-32DC Video Gaming Accessories User Manual
- Western Telematic RSM-32 Video Gaming Accessories User Manual
- Western Telematic RSM-16DC Video Gaming Accessories User Manual
- Western Telematic RSM-16 Video Gaming Accessories User Manual
- Viking Electronics FBI-1A Video Gaming Accessories User Manual
- Viking Electronics DVA-500A Video Gaming Accessories User Manual
- Viking Electronics DVA-3003 Video Gaming Accessories User Manual
- Viking Electronics DVA-2W Video Gaming Accessories User Manual
- Viking Electronics DVA- 1003B Video Gaming Accessories User Manual